Search | Science Publications

Research ArticleOpen accessPhrase in the titleA CASE FOR HYBRID INSTRUCTION ENCODING FOR REDUCING CODE SIZE IN EMBEDDED SYSTEM-ON-CHIPS BASED ON RISC PROCESSOR CORESGovindarajalu Bakthavatsalam, K. M. MehataEmbedded computing differs from general purpose computing in several aspects. In most embedded systems, size, cost and power consumption are more important than performance. In embedded System-on-Chips (SoC), memory is a scarce resource and it poses constraints on chip space, cost and power consumption. Whereas fixed instruction length feature of RISC architecture simplifies instruction decoding and pipeline implementation, its undesirable … …Journal of Computer Science, Vol. 10, Issue 3 · 23 Nov 2013 · 6,825 accessesView PDF Cite

1 result for “Instruction Encoding”