Sign inSubmit
Research Article · Open access · Published 31 March 2010

On-Chip Implementation of High Resolution High Speed Floating Point Adder/Subtractor with Reducing Mean Latency for OFDM

Rozita Teymourzadeh, Yazan Samir Algnabi, Nooshin Mahdavi, Masuri Bin Othman
ArticleArticle metrics

Since publication

7,924Views
5,555PDF downloads
2Citations (Crossref)

Views and downloads by month

NovDecJanFebMarAprMayJunJulAugSepOct
Views PDF downloadsLast 12 months, counted as COUNTER asks (robots and repeat clicks within 30 seconds left out)
Show as a table
Views and downloads by month
MonthViewsDownloads
Nov 2025163103
Dec 202514990
Jan 202616376
Feb 202613165
Mar 202620381
Apr 2026151148
May 2026131109
Jun 2026184109
Jul 202616788
Aug 20268696
Sep 202610869
Oct 202610289

Citing articles (2)

Read from Crossref’s cited-by service every week, newest first.

  1. doi:10.1109/smelec.2012.6417231Found 12 June 2020
  2. doi:10.1109/smelec.2012.6417188Found 12 June 2020