AN IMPROVED DESIGN OF REVERSIBLE BINARY TO BINARY CODED DECIMAL CONVERTER FOR BINARY CODED DECIMAL MULTIPLICATION
Praveena Murugesan1 & Thanushkodi Keppanagounder2 Show affiliations
- Department of ECE, Anna University, Tamilnadu, India
- Akshaya College of Engineering and Technology, Coimbatore, Tamilnadu, India
American Journal of Applied Sciences, Volume 11, Issue 1, pp. 69–73 · doi.org/10.3844/ajassp.2014.69.73
Abstract
Reversible logic gates under ideal conditions produce zero power dissipation. This factor highlights the usage of these gates in optical computing, low power CMOS design, quantum optics and quantum computing. The growth of decimal arithmetic in various applications as stressed the need to propose the study on reversible binary to BCD converter which plays a greater role in decimal multiplication for providing faster results. The different parameters such as gate count,garbage output and constant input are more optimized in the proposed fixed bit binary to binary coded decimal converter than the existing design.
Licence and reuse
Free to read. This article carries the publisher’s copyright, as printed on it: © 2014 Science Publications. It is free to read; ask us before reusing it.
How to reuse this articleResponses (0)
About this article
Murugesan, P. & Keppanagounder, T. (2014). AN IMPROVED DESIGN OF REVERSIBLE BINARY TO BINARY CODED DECIMAL CONVERTER FOR BINARY CODED DECIMAL MULTIPLICATION. American Journal of Applied Sciences, 11(1), 69–73. https://doi.org/10.3844/ajassp.2014.69.73
- Licence
- © Science Publications
- Issue
- Volume 11, Issue 1
- Policies
- Editorial independenceUse of generative AIData availabilityAppeals and complaints
- Version
- Version of record
