Sign inSubmit
Tips: “quotes” for a phrase · author:Lee · a DOI goes straight to its article

45 results for “Venkatesh”

Set a search alert
Research ArticleOpen accessIn the author namesStochastic and Deterministic Mathematical Modeling and Simulation to Evaluate the Novel COVID-19 Pandemic Control MeasuresEva Gupta, Nand Jee Kanu, Amartya Munot et al.Background: In India, the novel Coronavirus Disease (COVID-19) epidemic has grown to 17,00000 cases and around 38,000 deaths up to 30th July, 2020. The impacts of the Severe Acute Respiratory Syndrome Coronavirus 2 (SARS-CoV-2) pandemic in India were studied using modified age-structured stochastic and deterministic mathematical models. Methods: A compartmental susceptible (S)-infected (symptomatic) (IS) infected (asymptomatic) (IN) recovered (R) i.e., … …American Journal of Infectious Diseases, Vol. 16, Issue 4 · 20 Nov 2020 · 8,456 accessesView PDFCite
Research ArticleOpen accessIn the author namesA Hierarchical Clustering Approach for DBpedia based Contextual Information of TweetsVenkatesha Maravanthe, Prasanth Ganesh Rao, Anita Kanavalli et al.The past decade has seen a tremendous increase in the adoption of Social Web leading to the generation of enormous amount of user data every day. The constant stream of tweets with an innate complex sentimental and contextual nature makes searching for relevant information a herculean task. Multiple applications use Twitter for various domain sensitive and analytical use-cases. This paper … …Journal of Computer Science, Vol. 16, Issue 3 · 25 Mar 2020 · 7,246 accessesView PDFCite
Research ArticleOpen accessIn the author namesHIGH SPEED PROBABILISTIC ADDER FOR SIGNAL PROCESSING SUBSYSTEMSC. G. Ravichandran, S. VenkateshbabuThis study proposes a new high performance and low power adder using new design style called probabilistic is proposed. The design of a probabilistic adder that achieves low power and high speed operation. The delay and power dissipation are reduced by dividing the adder into two parts to reduce the carry chain. This dividing approach reduces active power by minimizing … …Journal of Computer Science, Vol. 10, Issue 5 · 30 Dec 2013 · 6,481 accessesView PDFCite
Research ArticleOpen accessIn the author namesAREA EFFICIENT DISTRIBUTED ARITHMETIC DISCRETE COSINE TRANSFORM USING MODIFIED WALLACE TREE MULTIPLIERR. P. Meenaakshi Sundari, R. Anita, V. VenkateshwaranIn this study by using the modified Wallace tree multiplier, an error compensated adder tree is constructed in order to round off truncation errors and to obtain high through put discrete cosine transform design. Peak Signal to Noise Ratio (PSNR) is met efficiently since modified Wallace Tree method is an efficient, hardware implementable digital circuit that multiplies two integers resulting … …American Journal of Applied Sciences, Vol. 11, Issue 2 · 19 Dec 2013 · 7,331 accessesView PDFCite
Research ArticleOpen accessIn the author namesOff-Line Signature Authentication Based on Moment Invariants Using Support Vector Machinek. R. Radhika, M. K. Venkatesha, G. N. SekharProblem statement: The research addressed the computational load reduction in off-line signature verification based on minimal features using bayes classifier, fast Fourier transform, linear discriminant analysis, principal component analysis and support vector machine approaches. Approach: The variation of signature in genuine cases is studied extensively, to predict the set of quad tree components in a genuine sample for one person … …Journal of Computer Science, Vol. 6, Issue 3 · 31 Mar 2010 · 7,242 accessesView PDFCite