ERROR DETECTION SCHEMES FOR FINITE FIELD MULTIPLIERS
B. Sargunam1 & R. Dhanasekaran2 Show affiliations
- Department of Electronics and Communication Engineering, Avinashilingam University, Coimbatore, India
- Syed Ammal Engineering College, Ramanathapuram, India
American Journal of Applied Sciences, Volume 11, Issue 1, pp. 137–144 · doi.org/10.3844/ajassp.2014.137.144
Abstract
Finite field multipliers are widely used in the field of cryptography for the purpose of scalar multiplication. The outputs of the finite field multipliers may consist of errors due to certain natural radiations which further leads to the failure of the cryptosystems. Here two Concurrent Error Detection (CED) schemes namely time redundancy and modular inversion based error detection schemes for finite field multipliers are discussed. The CED techniques have been implemented for bit serial, digit serial and bit parallel Montgomery multipliers. The Simulation results are obtained using Modelsim10.0b, area and power analysis has been performed using Xilinx ISE 9.1i. The proposed modular inversion based CED scheme is found to be area and power efficient compared to existing time redundancy based CED scheme.
Licence and reuse
Free to read. This article carries the publisher’s copyright, as printed on it: © 2014 Science Publications. It is free to read; ask us before reusing it.
How to reuse this articleResponses (0)
About this article
Sargunam, B. & Dhanasekaran, R. (2014). ERROR DETECTION SCHEMES FOR FINITE FIELD MULTIPLIERS. American Journal of Applied Sciences, 11(1), 137–144. https://doi.org/10.3844/ajassp.2014.137.144
- Licence
- © Science Publications
- Issue
- Volume 11, Issue 1
- Policies
- Editorial independenceUse of generative AIData availabilityAppeals and complaints
- Version
- Version of record
