Field Programmable Gate Arrays Based Realization of Truncated Multipliers
Muhammad H. Rais1 & Mohammed H. Al Mijalli2 Show affiliations
- Cornea Research Chair, College of Applied Medical Sciences, Saudi Arabia
- Department Biomedical Technology, College of Applied Medical Sciences, King Saud University, Riyadh, Saudi Arabia
American Journal of Applied Sciences, Volume 8, Issue 7, pp. 681–684 · doi.org/10.3844/ajassp.2011.681.684
Abstract
Problem statement: Due to high cost and non reconfiguration of Application Specific Integrated Circuits (ASICs) in image processing applications, for example MPEG video compression used in CT scan frames requires real time conditions and the algorithms should be verified and optimized before implementation. Approach: Field Programmable Gate Array (FPGA) provides reconfiguration and implementation at the same time. Results: The implementation results of truncated multipliers on Sparatn-3An FPGA showed significant improvement as compared to Virtex and Virtex-E FPGA devices. Conclusion: Truncated multipliers can be used in medical imaging technology such as CT scan.
Licence and reuse
Free to read. This article carries the publisher’s copyright, as printed on it: © 2011 Science Publications. It is free to read; ask us before reusing it.
How to reuse this articleResponses (0)
About this article
Rais, M. H. & Al Mijalli, M. H. (2011). Field Programmable Gate Arrays Based Realization of Truncated Multipliers. American Journal of Applied Sciences, 8(7), 681–684. https://doi.org/10.3844/ajassp.2011.681.684
- Licence
- © Science Publications
- Issue
- Volume 8, Issue 7
- Policies
- Editorial independenceUse of generative AIData availabilityAppeals and complaints
- Version
- Version of record
